

Yan-Tarō CLOCHARD – クロシャール 威安太郎 – Director, Secure-IC Japan

Sylvain GUILLEY – ギーエイ シルヴァン – Co-founder, director of the "Think Ahead" business line



Table of contents

Introduction – corporate presentation

Threats

CyberCPU: a hardware-assisted cyber-protection technology

Technical solution Overview REV protection PCX protection SCALL protection HCODE protection

Roadmap and conclusions



Presentation Outline

Introduction – corporate presentation

Threats

CyberCPU: a hardware-assisted cyber-protection technology

Technical solution

- Overview
- **REV** protection
- PCX protection
- SCALL protection
- HCODE protection

Roadmap and conclusions



CORPORATE PRESENTATION OUR ACTIVITY

| WHAT DO WE DO? | FOR FOR WHICH MARKE | | ets? | | |
|--------------------------|---------------------|--------------------------|----------------|--------------------------|--|
| SECURITY TECHNOLOGIES | | | IOT & MOBILITY | MEDIA & ENTERTAINMENT | |
| â (° * | CHIPSET/DEVICE | IC DESIGN HOUSES | | | |
| | | <u></u> | AUTOMOTIVE | BANKING RPANNEN | IDENTITY |
| FOR EMBEDDED SYSTEMS | CERTIFICATION | GOVERNMENTAL AGENCIES | | GOVERNMENT | TRUSTED COMPUTING |
| | OUR | VISION | | | 1 all all all all all all all all all al |

Going forward, there will be more and more interconnected devices or objects in various market verticals, this is what we call Internet of Things or Internet of Everything. All those objects being interconnected to the cloud, each and every object could be a threat for the whole network. Therefore the security of the objects or the devices is key. Even more, security will become one of the most important asset of the digital world.

CORPORATE PRESENTATION THE COMPANY



2017 All Rights Reserved | Confidential | Property of Secure-IC



CORPORATE PRESENTATION BUSINESS LINES







EUROPE I APAC I JAPAN I AMERICAS I www.secure-ic.com I contact@secure-ic.com 2017 All Rights Reserved I Confidential I Property of Secure-IC

SECURE-IC

PROTECT

ECURYZR



Presentation Outline

Introduction – corporate presentation

Threats

CyberCPU: a hardware-assisted cyber-protection technology

Technical solution

- Overview
- **REV** protection
- PCX protection
- SCALL protection
- HCODE protection

Roadmap and conclusions



Industrial systems, a new target

Attacks on industrial systems are nowadays real:

- Large deployment \Rightarrow attacks scale
- Physical access to the devices \Rightarrow physical attacks
- Remote access to the devices \Rightarrow cyber attacks
- Do not always run an OS
- Little protections
- Problem of updates
- Little or no configuration
- Many vulnerabilities

 \Rightarrow Importance to strengthen the security of industrial systems against both *cyber* and *physical* attacks.



Most frequent attack methods on SCADA



Source: https://threatpost.com/dell-threat-report-claims-100-percent-increase-in-scada-attacks



Most frequent attack methods on SCADA



Source: https://threatpost.com/dell-threat-report-claims-100-percent-increase-in-scada-attacks



| Authentication Issues | CWE-287 |
|---|--|
| Buffer Errors | CWE-119 |
| Code | CWE-17 |
| Code Injection | CWE-94 |
| Command Injection Configuration Credentials Management Cross-Site Request Forgery (CSRF) Cross-Site Scripting (XSS) | CWE-77 CWE-16 CWE-255 CWE-795 CWE-79 CWE-79 |
| Data Handling | CWE-310 |
| Format String Vulnerability Improper Access Control | CWE-134 CWE-284 |
| Indicator of Poor Code Quality Information Leak / Disclosure | CWE-398 CWE-200 |
| Information Management Errors Injection | CWE-199 CWE-74 |
| Input Validation | CWE-20 |
| Insufficient Information | NVD-CWE-noinfo |
| Insufficient Verification of Data Authenticity | CWE-345 |
| Link Following | CWE-59 |
| Location | CWE-1 |
| Numeric Errors | CWE-189 |
| OS Command Injections | CWE-78 |
| Other | NVD-CWE-Other |
| Path Equivalence | CWE-21 |
| Path Traversal | CWE-22 |
| Permissions, Privileges, and Access Control | CWE-264 |
| Race Conditions | CWE-362 |
| Resource Management Errors | CWE-399 |
| Security Features | CWE-254 |
| Source Code | CWE-18 |
| SQL Injection | CWE-89 |
| Time and State | CWE-361 |



Presentation Outline

Introduction – corporate presentation

Threats

CyberCPU: a hardware-assisted cyber-protection technology

Technical solution Overview REV protection PCX protection SCALL protection HCODE protection

Roadmap and conclusions



CyberCPU:

a complementary technology against cyber-physical attacks





Why shall we react quickly against memory errors?



smash the stack, exploit in a few instructions.

Why shall we react quickly against memory errors?



Analyzing behaviour \implies way too late! Wait for next execution slot \implies also too late...



Pros and Cons of hardware-based solutions

Pros:

- Real-time detection: stops the injection before malware is spread
- Maximal coverage of code, always on
- Hardware = simple, hence less chance to have a bug
- Cannot be exploited (unavailable to the attacker)
- No false positives, because we trace low level execution

Cons:

- More hardware = more costs, more validation
- Requires a new design, hence cannot be used with COTS. Alternatives:
 - Augment an existing processor (example of the SPARC LEON)
 - Design a new processor (example of a security crypto-processor)

■ 1 LEON patch

gaisler/leon3v3/iu3.vhd



cybercpu/leon3v3/iu3_patch.vhd

hcode.op.stack <= r.e.aluop; hcode.ip.stack <= r.e.ip;</pre>









LEON patch





Security (crypto-)processor

- Simple instruction set
- No cache, hence no cache attacks
- Accelerated for crypto: slow-down is mitigated
- Embeds physical protection: shield + sensors, and a management unit to aggregate them securely





Presentation Outline

Introduction – corporate presentation

Threats

CyberCPU: a hardware-assisted cyber-protection technology

Technical solution

Overview REV protection PCX protection SCALL protection HCODE protection

Roadmap and conclusions





The four protections:

| Protection type | Protected asset | REI | PCT | şcal | HCUDE |
|-----------------|-----------------|--------------|--------------|--------------|--------------|
| Preventive | Code | \checkmark | | | |
| Preventive | CFG | | \checkmark | | |
| Detective | Code | | | | \checkmark |
| Detective | CFG | | | \checkmark | \checkmark |

CFG: Control Flow Graph.



■ CyberCPU: the REV protection

The processor is added an instruction "REV", which allow the CPU to switch to "encrypted code" mode.

| 80 c8 2a 41 rev @ . | Activation de REV |
|--|---|
| de ad be ef unknown | ! Instruction chiffrée |
| de ad be ef unknown | |
| de ad he ef unknown | |
| de ad be ef unknown | |
| de ad be er unknown | |
| de ad be ef unknown | |
| de ad be ef unknown | |
| de ad be ef unknown | ! Désactivation de REV (80 c8 20 |
| 00) | |
| | 1 01 |
| c2 0/ bf f8 Ld [%fp + -8 | 5], %g⊥ |
| 82 00 60 01 inc %g1 | |
| | |
| c2 27 bf f8 st %g1, | [%fp + -8] |
| c2 27 bf f8 st %g1, c2 07 bf f8 ld [%f | [%fp + -8] p + -8].%al |
| c2 27 bf f8 st %g1, c2 07 bf f8 ld [%f | [%fp + -8] p + -8], %gl |
| c2 27 bf f8 st %g1, c2 07 bf f8 ld [%f 80 a0 60 09 cmp %g1 | [%fp + -8] p + -8], %g1 , 9 |
| c2 27 bf f8 st %g1, c2 07 bf f8 ld [%f 80 a0 60 09 cmp %g1 04 bf ff f7 ble 14c | [%fp + -8] p + -8], %g1 , 9 <toto+0x20>! « branch » posant problème</toto+0x20> |
| c2 27 bf f8 st %g1, c2 07 bf f8 ld [%f 80 a0 60 09 cmp %g1 04 bf ff f7 ble 14c 01 00 00 00 nop | [%fp + -8] p + -8], %g1 , 9 <toto+0x20>! « branch » posant problème</toto+0x20> |



CyberCPU: the PCX protection

The processor "encrypts" the PC before saving it on the stack.



15 / 24



PCX integration





PCX integration





PCX integration





CyberCPU: the SCALL protection

Dual usage of the technology:

- in a security context: inform the OS of the mismatch,
- in a safety context: restore the PC, so that the system comes back to a stable state.





CyberCPU: the HCODE protection





Hardware implementation of HCODE



19 / 24



Hardware implementation of HCODE



19 / 24



Hardware implementation of HCODE





Presentation Outline

Introduction – corporate presentation

Threats

CyberCPU: a hardware-assisted cyber-protection technology

Technical solution

Overview

REV protection

PCX protection

SCALL protection

HCODE protection

Roadmap and conclusions

Joint publications between Secure-IC and Japanese partners

2016

 Karahile Falenshima, Yomsef Somisi, Saria Hishano, Robert Nguyen, Jean-Luc Daqur, Sylvain Guilley, Yuto Nakano, Shinasku Kiyomoto, and Laurent Sarvago. Dalay PUF assomment method based on side-channel and modeling analyzes: The final piece of al-la-one assessment methodology. In 2016 IEEE Transform/BigDateSE/ISPA, Tanyin, China, August 23-36, Mic pages 201–201. IEEE, 2016.

2015

- [2] Sho Endo, Yang Li, Naofumi Homma, Kazuo Sakiyama, Kazuo Ohta, Daisake Fujimoto, Makoto Nagata, Toshihimo Katsakita, Jean-Luc Danger, and Takafumi Aoki: A silicon-level countermeasure against fault sensitivity analysis and its evaluation. *IEEE Trans. VLSI* 59:04, 23(8):1429–1438, 2015.
- [3] Daisuka Fujimoto, Makoto Nagata, Shivam Bhasin, and Jean-Luc Danger. A Novel Methodology for Testing Hardware Security and Trust Exploiting On-Chip Power Noise Measurement. In ASPDAC, IEEE Computer Society, January 2015. Tokyo, Japan.

2014

- [4] Daiseake Fujimoto, Noriyuki Miara, Makoto Nagata, Yu-ichi Hayashi, Nasdumi Homma, Takakuni Aoki, Yohei Heri, Toshihiro Katashita, Kazon Sakiyama, Taanb-Ha Lu, Julien Bringuy, Proven Bazagan-Sakut, Shiwan Bhasin, and Joan-Le Danger. Power noise measurements of cryptographic VLSI circuits regarding side-channel information leakage. IEICE Trawacrisms, 97-CU(4):272–292, 2014.
- [5] Daisuke Fujimoto, Daichi Tanaka, Noriyuki Miura, Makoto Nagata, Yu-Ichi Hayashi, Naofumi Hoanna, Skiwam Bhasin, and Jean-Luc Danger. Side-Channel Leakage on Silicon Substrate of CMOS Cryptographic Chip. In *HOST*, IEEE Computer Society, May 2014. Arlimeton. USA.
- [6] Yato Nahara, Yanaef Soniai, Robert Nguyen, Laurent Saenogo, Janu-Lar Danger, Sylvia Gailley, Shankan Kyonoto, and Yutaka Myabe. A Dee-porceosing Composition for Secret Key Becovery on Anthold Smirtphane. In David Nacrashe and Damies Baserera Berlow, Johnsonako Sacrafry Theory and Practices Sciencing the Instanced of Tabing - 4th 1979 Wit 112 International Workshop, WETP 2014, Handlam, Cretes, Green, Jacon Bo-Springer, 2014.

2013

- [7] Y. Hayashi, N. Homma, T. Mizuki, T. Aoki, H. Sone, L. Suuvage, and J.L. Danger. Analysis of Electromagnetic Information Leakage From Cryptographic Devices With Different Physical Structures. *Electromagnetic Computibility, IEEE Transactions on*, 55(3):571–580, June 2013.
- [8] Y. Hayashi, N. Homma, T. Mizuki, H. Shimada, T. Aoki, H. Sone, L. Sauvage, and J.L. Danger. Efficient Evolution of EM Radiation Associated With Information Leakage From Cryptographic Devices. *Electromagnetic Computability, IEEE Transactions on*, 55(3):555–563, June 2013.

- [9] Yu-Ichi Hayashi, Naofumi Homma, Takuaki Mizuki, Takafumi Aoki, Hideaki Sone, Laurent Survage, and Jean-Luz Darger. Introduction to Recent Research on EM Information Leakage. In Electromagnetic Compatibility (APEMC), 2013 Aria-Pacific Symposium on, pages 1–4, May 2013.
- [10] Yang Li, Sho Eado, Nicolas Debande, Naofami Homma, Takafami Aoki, Tanah-Ila Le, Joan-Leo Danger, Kanro Okta, and Kanro Sakiyama. Exploring the relations between fault sensitivity and power consumption. In Emmannel Prooff, editor, Constructive Solie Channel Analpsis and Science Tokiya - 14d. International Workshop, COSADE 2013, Paris, Favor, Karot, 6-8, 2013, Beriad Scienced Papers, volume 7864 of Lexture Notes in Computer Scimoc, papes 19–153. Springer, 2013.
- [11] Laurent Saurago, Jean-Luc Danger, Sylvain Guilley, Naofumi Homma, and Yu-Ichi Hayashi. Advanced Analysis of Faults Injected Through Conducted Intentional Electromagnetic Interferences. *IEEE Transactions on Electromagnetic Computibility*, 55(3):589– 506, June 2013. Sponseed by the IEEE Electromagnetic Computibility Society.

2012

- [12] Jena-Lac Dauger, Olivier Mayaard, Syivain Gailley, Yu-bihi Hayahi, and Naedmin Homma. "Electromagnetic Radiation," chapter 10, excluded "Characterization of the fiferenties Ladage of Cryptographic Devices by using EM Analysis". InTech. 2012. ISBN: 078-053-10409-5. Available from: http://www.intechopan.com/hoch/extromagneticradiation/characterization-of-the-information-bakage-of-cryptographic-devices-hy-usingema-analysis.
- [13] Laurent Saurago, Sylvain Gollky, Jana-Lar Dauger, Naufami Bomma, and Yu-Johi Hayashi. A Fault Model for Conducted Intentional ElectroMagnetic Interferences. In Electromagnetic Compatibility (EMC), 2012 IEEE International Symposium on, pages 788–793, August 5-10 2012. Pittsburgh, PA, USA (http://2012emc.org/). DOI: 10.109/ISEEC.2012.053164.
- [14] H. Shimada, Y.-I. Hayashi, N. Homma, T. Mizuki, T. Aoki, H. Sone, L. Suevage, and J.-L. Danger. Efficient mapping of EM radiation associated with information leakage for cryptographic devices. In *Electromagnetic Computivity (EMC)*, 2012 IEEE International Symposium on, pages 794–799, Aug 2012.

2011

- [15] Olivier Meynard, Sylvain Guilley, Jean-Luc Danger, Yu-Ichi Hayashi, and Naofumi Homma. Identification of Information Lankage Points on a Cryptographic Device with an IRSA Processor. In IEEE EMC, Scion Information Lonkage, pages 773– 778, August 14-19 2011. Long Brach, CA, USA (http://www.emc2011.org). DOI: 10.109/ISEMC.2011.050413.
- [16] Olivier Meynard, Denis Réal, Sylvain Guilley, Jean-Luc Danger, and Naofumi Homma. Enhancement of Simple Electro-Magnetic Attacks by Pre-characterization in Frequency Domain and Demodulation Techniques. In DATE. IEEE Computer Society, March 14-18 2011. Geneable, France.
- [17] Laurent Saurage, Sylvain Guilley, Jana-Luc Danger, Naofami Homma, and Yo-Ichi Hayashi. Practical Results of EM Cartography on a FPGA-based RSA Bardware Implementation. In *IEEE EUC, Science Information Leokspr.*, pages 768– 772, August 14-19 2011. Long Basch, CA, USA (http://www.emc2011.org). DOI: 10.109/ISEMC.2011.0508412







- ISO 20897: Physically Unclonable Functions, with Soshi HAMAGUCHI
- ISO 20085: Calibration of Side-Channel Platforms, with Hirofumi SAKANE
- SP WBC: Contributed document with Shinsaku KIYOMOTO and Jean-Louis LANET



New topics

IoT:

PUF: metrics and stochastic models, to increase the confidence for wider adoption

Automotive:

- Innovative techniques to prevent & detect Trojan horses
- Safety vs security tradeoff
- High perf, low latency cryptography
- Resilient hardware in harsh environment
- Security architecture
- **-** 5G:
 - Secure-IC will be the moderator of the 1st security session held in a 5G summit
- Quantum-safe cryptography:
 - Hardware acceleration, CC and FIPS-140 ready
 - With built-in resistance to cache-attacks (my presentation tomorrow in WG4)



THANKS FOR YOUR ATTENTION ご清聴ありがとうございました

CONTACT

| EUROPE | sales-EU@secure-IC.com |
|----------|---------------------------|
| APAC | sales-APAC@secure-IC.com |
| JAPAN | sales-JAPAN@secure-IC.com |
| AMERICAS | sales-US@secure-IC.com |



Publications on CyberCPU technology

 Jean-Luc Danger, Sylvain Guilley, Thibault Porteboeuf, Florian Praden, and Michaël Timbert. HCODE: Hardware-Enhanced Real-Time CFI.

In Proceedings of the 4th Program Protection and Reverse Engineering Workshop, PPREW-4, pages 6:1–6:11, New York, NY, USA, 2014. ACM.

[2] Jean-Luc Danger, Sylvain Guilley, Thibault Porteboeuf, Florian Praden, and Michaël Timbert. Hardware-enforced protection against buffer overflow using masked program counter. In Peter Y. A. Ryan, David Naccache, and Jean-Jacques Quisquater, editors, The New Codebreakers - Essays Dedicated to David Kahn on the Occasion of His 85th Birthday, volume 9100 of Lecture Notes in Computer Science, pages 439–454. Springer, 2016.

 Jean-Luc Danger, Sylvain Guilley, and Florian Praden.
 Hardware-enforced Protection against Software Reverse-Engineering based on an Instruction Set Encoding.

In Suresh Jagannathan and Peter Sewell, editors, Proceedings of the 3rd ACM SIGPLAN Program Protection and Reverse Engineering Workshop 2014, PPREW 2014, January 25, 2014, San Diego, CA, page 5. ACM, 2014.

[4] Sylvain Guilley.

Hardware cyber-protections against stack smashing and return-oriented programming. CHIPEX conference 2017, May 10, 2:30pm-3:30pm. Track G: Hardware security; Tel Aviv, Israel.

[5] Sylvain Guilley, Jean-Luc Danger, Michaël Timbert, and Thibault Porteboeuf. Cyber-Physical Protections for IoT Devices, November 21-23 2016. C&ESAR 2016 (Computer & Electronics Security Applications Rendez-vous). "Internet des Objets : Vous avez dit sécurité ?", Rennes, France. Program: http://www.cesar-conference.org/wp-content/uploads/2016/09/CESAR-2016_Programme_v1.pdf.

CORPORATE PRESENTATION



ANTI-TAMPER TECHNOLOGIES Shielding, Tampering detection, digital attack sensing, data at-rest/in-transit scrambling.



TUNABLE CRYPTOGRAPHY Ideal balance between security level and performance.



STRONG SECRET STORAGE Secret generation tool based on Physically Unclonable Functions (PUF).



HIGH-QUALITY RANDOM GENERATION Digital TRNG with resilience against harmonic injection, DRBG for high bitrates requirements.



PRE-SILICON EVALUATION

Emulation of the design behavior, simulated attacks in perfect confitions.

| Ζ |
|---|

POST-SILICON EVALUATION

Security evaluation of the SoC against state-ofthe-art attacks.



CONTENT PROTECTION

Digital watermarkking to hide irremovable and invisible mark into a signal or a dataset.



POST-QUANTUM TECHNOLOGIES

Security technologies renewal prior to the quantum era for a safe and sound transition.

CORPORATE PRESENTATION

KEY TECH



TUNABLE CRYPTO FOR SSL/TLS (RSA, ECC, AES, 3-DES, HASH, ...)

DIGITAL TRNG TRUE RANDOM CRYPTOGRAPHIC NUMBER GENERATION

PHYSICALLY UNCLONABLE FUNCTION 100% UNIQUE, RANDOM AND STEADY ID GENERATION

DIGITAL SENSOR ALL-IN-ONE FAULT INJECTION DETECTOR, ENTIRELY DIGITAL

ACTIVE SHIELD ACTIVE PROTECTION AGAINST INTRUSIVE ATTACKS ON ASIC

SCRAMBLED BUS ENCRYPTED INFORMATION TO PREVENT PROBING ON BUS

MEMORY CIPHERING MEMORY PROTECTION AGAINST REVERSE ENGINEERING AND TAMPERING

SECURE CLOCK ANTI-SYNCHRONIZATION TO PREVENT EFFICIENT SCA AND FIA

WATERMARKING PROTECTION OF COPYRIGHTED CONTENT

SECURE JTAG AUTHENTICATION SYSTEM TO SECURE THE DEBUGGING CHANNEL ON CHIP

SECURE BOOT MAXIMUM SECURITY-ENABLING ROOT-OF-TRUST

SECURE MONITOR MAXIMUM SECURITY-ENABLING MONITORING

CYBERCPU CPU-AGNOSTIC CYBER ATTACK SENSOR

ON-SITE INTEGRATION SUPPORT UNTIL CERTIFICATION ANALYSIS SERVICE (ON DEMAND)

EUROPE I APAC I JAPAN I AMERICAS I www.secure-ic.com I contact@secure-ic.com 2017 All Rights Reserved I Confidential I Property of Secure-IC PROTECT

BEGURYZR



EVALUATE

LABORYZE

CORPORATE PRESENTATION

EVALUATE – THE KEY TO A GUARANTEED CERTIFICATION

PERFORM SIDE-CHANNEL ATTACKS AND FAULT INJECTION ATTACKS ON HARDWARE AND SOURCE CODE USE BIG DATA PROCESSING TO DRAMATICALLLY INCREASE YOUR ANALYSIS CAPABILITIES



SERVICE

CORPORATE PRESENTATION

SERVICE – THE SECURITY SCIENCE EXPERTISE

