

# Chaire Internationale : Design Methodologies and Tools for Adaptive Machine Learning at the Network Edge

Shuvra S. Bhattacharyya, **J. Faye**, J-F Nezan, K. Martin, F. Kermarrec, M. Pelcat




ANR



## Anisotropic and heterogeneous architectures for streaming applications


### Introduction

In the design of a computing continuum, the trend is to compute data as close as possible to the sensors. Increasingly complex workloads need to be supported by HPeC systems under strong energy constraints which can only be satisfied by the use of heterogeneous SoCs. A dataflow MoC models coarse-grain datapath in which data is transferred locally. This poster presents the notion of anisotropy and its relationship with throughput on a canonical application example.




### Anisotropy and Heterogeneity

1) Anisotropy refers to SoC architectures where some data transfer directions are favored over others.




2) Heterogeneity either refers to a hardware layout or a MoA




Anisotropy is the property of an object to assume different properties in different directions. When applied to SoC architectures, anisotropy implies that some data transfer directions are favored over others.

We reduce the definition domain to a design level of abstraction, considering services offered by PEs which can be regarded as computing black boxes.

### Experimental Setup




Canonical application SDF application



Dual core platform

Internal structure of a PE.  
The CPU depends on core type.




a) MoAi : isotropic with all data directions equivalent  
b) MoA<sub>a1</sub> : anisotropic with only rightward communications allowed  
c) MoA<sub>a2</sub> : anisotropic with only leftward communications allowed

### Results

Mapping	MoAs	SPM1	FemtoRV	Sh. Memory	FireV	SPM2
Mapping 1	MoA <sub>a1</sub> , MoA <sub>i</sub>	Source	MNIST	Pred.	AES	Sink
Mapping 2	MoA <sub>i</sub>	Source/Sink	MNIST	Pred.	AES	-
Mapping 3	MoA <sub>i</sub>	Sink	MNIST	Pred.	AES	Source
Mapping 4	MoA <sub>i</sub>	Source	AES	Pred.	MNIST	Sink
Mapping 5	MoA <sub>i</sub>	Source/Sink	AES	Pred.	MNIST	-
Mapping 6	MoA <sub>i</sub>	-	AES	Pred.	MNIST	Source/Sink
Mapping 7	MoA <sub>i</sub>	-	MNIST	Pred.	AES	Source/Sink
Mapping 8	MoA <sub>a2</sub> , MoA <sub>i</sub>	Sink	AES	Pred.	MNIST	Source
Mapping 9	MoA <sub>i</sub>	-	AES	Pred./Sink/Source	MNIST	-
Mapping 10	MoA <sub>i</sub>	-	MNIST	Pred./Sink/ Source	AES	-

Algorithm-to-architecture mappings with supported MoAs. MoA<sub>a1</sub> and MoA<sub>a2</sub> are anisotropic while MoA<sub>i</sub> is isotropic.



The 3 MoAs considered in our experiments out of 81 possible MoAs with the given PEs and memories.

### Conclusion

This poster introduces the concept of architecture anisotropy and demonstrated in a small example that using an anisotropic model of architecture (MoA) can force the system to exploit the natural flow of data, reaching higher throughput and isolating data sources from data sinks. Like heterogeneity, anisotropy can apply to a hardware layout or an MoA. Using anisotropic MoAs creates new opportunities for studying whether hardware should be made anisotropic and to constrain mapping solutions for reaching higher throughput.