Abstract  This proposal addresses the issue of designing tiny computing objects with no battery at all by combining non-volatile memory (NVRAM), energy harvesting, micro-architecture innovations, compiler optimizations, and static analysis. The main application target is Internet of Things (IoT) where small communicating objects will be composed of this computing part associated to a low-power wake-up radio system. The ZEP project will gather four Inria teams that have a scientific background in architecture, compilation, operating system and low power together with the CEA Lialp laboratory of CEA Leti. The major outcomes of the project will be a prototype harvesting board including NVRAM with demonstration running on it and the design of a new microprocessor associated with its optimizing compiler and operating system. Another important goal of the project is to structure the research and innovation that should occur within Inria to prepare the important technological shift brought by NVRAM technologies.

Teams involved

- INRIA Rhone Alpes: SOCRATE
- INRIA Rennes Bretagne Atlantique: CAIRN, PACAP
- CEA Leti
- CEA Lialp
Keywords  NVRAM, internet of things, energy harvesting, sensors, ultra-low power, micro-architecture, compilers, instant on-off and transient computing systems

1  Context and related works

The context for this proposal is the vision of ubiquitous computing, known as Internet of Things (IoT): a scenario where we are surrounded by many intelligent objects continuously sensing their environment, talking to each other over the air, taking actions to react to the situation or providing information to end users. Application domains include environmental monitoring, smart clothes, building and home automation, automatic meter reading and control, industrial automation, health monitoring, smart on-street parking assistance, and many others.\footnote{1}

Maintenance cost is a major bottleneck for ubiquitous computing. For example, if we have thousands of wireless sensors embedded in every building, the only task of changing batteries is already overwhelming. Moreover, many devices will be placed in hard-to-reach locations, inside walls for instance, where changing battery may be impossible. In addition, in many new application areas, sensors should be very small: with a size of the order of 1\text{mm}^3. These are the main arguments for the current research activities on the use of energy-harvesting techniques to remove the need for battery.

Energy harvesting and ultra-low power make it possible to envision almost infinite lifetime. However, the energy collected is very low hence we need to save as much energy as possible by switching off the computing as often as possible. Even with sophisticated energy management techniques, the node will typically run out of power quite often, and the whole system has to expect frequent reboots. Existing compilers and operating systems are not designed for such a usage. Hardware manufacturers acknowledge this trend and they are beginning to produce new efficient non-volatile memory (NVRAM) chips, i.e. memory that does not loose its content when power is switched off. This technology is a major enabling factor for future low-power IoT devices. The ZEP project addresses the challenge of designing the next-generation sensor platform computing parts (hardware and software) organized around energy harvesting and non-volatile memory. It gathers researchers from various scientific fields: computer architecture, energy harvesting, operating systems and compilation. In addition, more and more actors recognize that NVRAMs will lead to huge changes in various fields of computer science. This project is a mean for INRIA teams to investigate NVRAM-based systems.
1.1 Overview of the ZEP project

The objective of the ZEP project is to provide communicating, sensing, computing systems able to work without battery and consuming orders of magnitude less energy than existing platform. In this goal, we will set up the new architecture sketched in Figure 2 where the key components targeted by ZEP, shaded on Figure 2, are the energy harvesting system, a NVRAM-based sensing platform and micro-architecture and the associated operating system and compiler. This figure exposes an architectural view of the project; the scientific fields will be detailed later in Section 2.

Energy harvesting system To power the whole platform, we will use a combination of different harvesting sources (light, heat, and radio waves), as well as a measurement infrastructure. This harvesting system will be based on the system proposed in the PowWow platform [5].

NVRAM-based sensing platform and micro-architecture The sensor platform will be studied both with a real prototype and with simulation:

- **A real hardware prototype** is necessary to convince industrial and scientists about the potential impact of the research. It is possible today: one can use for instance the last FRAM MSP430 from Texas Instrument (MSP430FR5739) which includes Ferroelectric RAM (FRAM, see our first experiment on Fig. 1). This platform embeds various sensors, and will be connected for instance to a low-definition camera and a radio-frontend. It will be integrated in a new version of the PowWow sensor in which an Actel Igloo FPGA, available for computing acceleration, also includes NVRAM. This new platform will constitute the ZEP prototype. A more advanced target will be the L-IOT prototype chip built by CEA Leti and the ZEP project will work on NVRAM integration in L-IOT.

- **A simulation platform** will also be necessary as it is a very powerful tool to explore the design space composed with the many architectural choices and NVRAM technologies. We will used TI MSP430 simulation tool to build a complete platform simulator

---


for precise performance metrics measurement (power needed, energy consumption, computing power etc.). We will also have access to CEA-Leti NVRAM simulator models and L-IOT simulator to validate performance results.

**NVRAM-based innovating micro-architecture** We will explore new processor architectures to store the intermediate computation states before power failures occur, mainly through micro-architecture improvements and specific design techniques while taking into account nonvolatile memory devices already available at CEA (resistive RAMs). The objective is to propose a non-volatile architecture based on the RISC-V instruction-set architecture\(^3\) which can maintain its intermediate computation states during power failures and retrieve them when the power is recovered, thus achieving more forward progress.

**Compiler** In our approach, the compiler available for the chosen microprocessor (mspgcc for MSP430 on the ZEP platform or LLVM on ARM for L-IOT) will be completed with pre-deployment analyses that will provide the runtime system with information allowing it to manage resources more efficiently (in particular, worst case execution consumption WCEC). Moreover, we will develop specific optimizations and a new compiler linked to the NVRAM-based processor micro-architecture.

**Operating system** Although the term “Operating System” is a little too strong for this part of the work (“firmware” might be closer to what it will be), we still need to introduce low-level run-time mechanisms in order to handle many aspects related to NVRAM energy management, as well as making various applications to share resources.

1.2 Related works

There has been extensive research about energy-aware embedded systems but the scientific literature mostly focuses on two broad classes of devices. On one hand are mobile computing devices like smartphones and tablets. On the other hand are tightly resource-constrained platforms, such as wireless sensor networks or RFID tags. While both classes entail energy management considerations, the techniques proposed for each one of them are typically not relevant for the other.

A smartphone has plenty of resources: a large battery, a fast CPU, and large storage space. This makes it possible to propose heavyweight energy management techniques [23]. For example the LEAP architecture [20] advertised as “low-power” includes a micro-controller to measure power consumption of the main CPU. These approaches do not suit platforms powered by energy harvesting techniques which provide irregular, unreliable, low level of energy.

Harvesting techniques is in itself a huge research domain, usually handled by micro-electronics labs (such as CEA Leti for instance). The power-generating element must be selected after considering the type of energy to be collected from the surrounding environment, whether vibration, light, heat or radio waves. The most common elements used are solar, piezoelectric, or thermoelectric. It is also important that the power IC for use with the power-generating element efficiently collects the power from that element without loss, and that it supplies the stabilized power to a latter stage IC (see Table 1).

NVRAMs have been the focus of numerous recent works. A huge number of them aim at optimizing the mass storage system, typically by designing dedicated file systems [27][33]. Other work aim at providing orthogonal persistence, by using a persistent heap [26] [7, 10], checkpointing [25], but the vast majority of these works target big systems. Some work targeting embedded systems aim at optimizing dedicated applications [17], the few work that aim at allowing an energy harvesting system to survive power shortages use Flash memory [24].

\(^3\)The RISC-V Instruction Set Manual
<table>
<thead>
<tr>
<th>Energy source</th>
<th>Harvester</th>
<th>General Power</th>
<th>Output Voltage</th>
<th>Environment of power generation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Light/Sun</td>
<td>Solar cell</td>
<td>10(\text{mW/cm}^2)</td>
<td>(&gt; DC0.7\text{CV}(1\text{cell}))</td>
<td>Outdoor (daytime)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10(\text{mW/cm}^2)</td>
<td></td>
<td>Indoor (Nightime)</td>
</tr>
<tr>
<td>Vibration</td>
<td>Piezoelectric</td>
<td>500(\mu\text{W/cm}^2)</td>
<td>(&gt; AC80\text{V})</td>
<td>Mechanical Vibration</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10(\mu\text{W/cm}^2)</td>
<td></td>
<td>Human action (press button)</td>
</tr>
<tr>
<td>Temperature</td>
<td>Thermoelectric</td>
<td>0.5 (\text{W/cm}^2)</td>
<td>several Volts</td>
<td>Thermal differentiation ((\Delta100\text{degC}))</td>
</tr>
</tbody>
</table>

Table 1: Generated power, output voltage, and the environmental factors that create energy differ for the common types of energy-harvesting technology\(^4\).

### 1.3 Partners

Interactions between hardware and software people are mandatory. Problems related to hardware architecture design allow software programmers to know whether a solution is realistic or not. Also, software people can evaluate hardware architecture with respect to the use of it. This is particularly true with the use of NVRAM [4]. The teams involved in this proposal (Socrate, Cairn, Alf, and CEA-Leti) have complementary skills that allow this kind of collaboration. In order to keep the project with a reasonable number of partner, It was decided not to include the Infine Inria team (which work on RIOT which targets mW micro-controller while we would target \(\mu\text{W} \) devices), the ZEP project will however keep regular contact with this team.

**INRIA Socrate** People of the team involved in the project are Kevin Marquet (MdC), Guillaume Salagnac (MdC) and Tanguy Risset (PR) will bring expertise on embedded systems design [19], communicating systems [8], operating systems and memory management [18], non-volatile memory [1] and wireless sensor networks [11, 12].

**INRIA Cairn** The Cairn team works on energy-efficient system-on-chip and reconfigurable architectures, signal processing for mobile communications, cryptography and wireless sensor networks. People of the team involved in the project include Olivier Sentieys (DR Inria/Irisa), Steven Derrien (PR U. Rennes), and Arnaud Carer (IR U. Rennes) who brings expertise on low-power architecture design [31, 22, 21] and low-power sensor networks [28] protocols [3, 2], energy harvesting [14, 15, 13, 16], compilers and design tools [30].

**INRIA Pacap** Pacap will be mainly in charge of static analysis to evaluate the energy consumption of basic code blocks and compiler optimization. Erven Rohou and Isabelle Puaut will provide expertise on compilation-time energy evaluation [29] and WCET computation [29].

**CEA Lialp** CEA Lialp will mainly work on the link between compilation and runtime system. Henri-Pierre Charles is a specialist of just-int-time compilation.

**CEA Leti** The Lialp laboratory of CEA Leti, headed by Jerome Martin, has been working for many year of ultra-low power system (especially with FDSOI technology) and has recently proposed the flexible L-IOT platform to prototype ultra-low power IOT applications (footnote 2, page 3). People involved in ZEP will be Edith Beigne and Ivan Miro-Panades.

### 2 Scientific organization

We now present scientific program of ZEP. It is organized along the four scientific fields in which we will make contributions: a NVRAM-based architecture, a energy harvesting system, a runtime system dedicated to efficient low-power energy and non volatile memory management, and a compiler combined with static analysis bringing information concerning energy consumption...
to this runtime system and optimizing software code accordingly. Then we briefly present the use cases chosen to validate our results. Main PhD and Engineer advisers are indicated but of course many discussions will occur between all the teams of the ZEP project. In addition to this main stream PhD task, Master students will be hired implying advisers, as much as possible, from two teams of the ZEP project.

2.1 Task 1: NVRAM-based Architecture

The rising demand for low-power sensors and autonomous IoT systems is a promising era of new embedded processors powered by ambient energy sources and considered as fully autonomous. The intrinsically unstable, low-power, and intermittent nature of ambient energy sources prevents the direct deployment of conventional processors designed under stable power assumptions for use in these emerging applications without the risk of frequent loss of progress caused by power failures. This challenge has driven recent efforts to explore nonvolatile processor designs that are not subject to loss of progress. These processors are not only integrating non-volatile memories but also contains non-volatile registers and gates.

**NVRAM technology study:** In order to reduce leakage power and make power failures transparent for the user, we need a platform with non-volatile memory. To that end, we will study various emerging non-volatile memory technologies (e.g. MRAM, FRAM, and RRAM in particular but maybe others too) from the point of view of embedded systems design. As illustrated by Table 2, numerous NVRAMs technologies are emerging, each one having its specifics that make it usable for some usages but not others. Existing literature on NVRAM is largely focused on high-performance systems (e.g. data centers, or high-end systems-on-chip) with very different constraints and objectives. In a resource-constrained context, energy consumption is more important than access latency or performance limitations. Moreover, considering device constraints will be mandatory in our research work. In its technology divisions, CEA researchers have already proposed different non-volatile devices like Ox-RAM, CBRAM or MRAM. Models are already available and some basic cells like flip-flops and bitcells have been developed. This work will be also driven by this expertise to always consider that the proposed non-volatile processor is feasible in terms of technology. It will also be a good opportunity for CEA to compare and evaluate which technology will be best suited for this kind of approach considering energy efficiency, performance and area.

**NVRAM-based sensor node platform:** A first and quickly available prototype development is easily accessible thanks to CAIRN previous work on the PowWow platform [5]. Replacing the PowWow micro-controller (currently an MSP430) by an FRAM-based MSP430FR5739 will directly provide an experimental platform on which the partner of ZEP will be able to experiment their development.

**NVRAM-based processor architecture:** But the real breakthrough will occur by studying the upgrade of current state-of-the-art low power micro-controller with NVRAM technology. In this project, we propose to collaborate between CAIRN and CEA to explore new techniques at architectural and design level to store the intermediate computation states before power failures occur, through architecture improvements, specific design techniques while taking into account nonvolatile memory devices already available at CEA (resistive RAMs). We will consider micro-architecture issues (e.g. non-volatile flip-flops), NVRAM-based caches, and study modifications of existing architecture according to various metrics. The final objective is to propose a non-volatile architecture which can maintain its intermediate computation states during power failures and retrieve them when the power is recovered, thus achieving more forward progress.

The core of the micro-architecture will be based on a RISC-V processor⁵. At CEA, a platform based on a RISC-V processor – the L-IOT architecture from the CEA Lialp (see Fig. 3) – is

⁵https://riscv.org/
Table 2: Various emerging non-volatile RAMs and their characteristics. Drawbacks are in red, advantages in green. (Source: Emerging NVM Market, InMRAM workshop, Yole)

Currently developed and will be updated according to this project’s results. RISC-V processor family is freely available and appears to be a very good candidate for IoT computing applications. Moreover, it is possible to connect many different accelerators which will probably be part of our proposed non-volatile architecture and design proposal. The RISC-V architecture moreover disposes of mature tools, allowing easy emulation of the platform, which is important for the software part. One important part of the work will be to study architectural tradeoffs regarding to the type of NVRAM considered. Indeed, the universal memory does not exist, all technologies considered today suffer from some drawbacks (e.g. latency, energy consumption, price...). These tradeoffs will be studied thanks to the extension of existing emulation tools that will take into account the specifics of various NVRAM technologies.

Figure 3: The L-IOT platform (extracted from http://www-leti.cea.fr/en/content/view/full/2426). The Always-Responsive Sub-System is used to wake up the on-Demand subsystem, NVRAM can be useful in both subsystems.

People involved: A PhD student will be supervised by Olivier Sentieys (CAIRN) and Ivan Miro Panadanes (CEA Lialp). This student will spent around 30% of its time in Grenoble at...
the CEA, Grenoble. The organization envisioned today is that the first 6 months will be spent in Rennes, then 1 year in Grenoble, and the remaining time in Rennes, with video conferences every two weeks. Kevin Marquet (SOCRATE) will closely follow the work in order to give its operating system point of view and see the impact of the architecture on the software part. This PhD thesis will also be strongly linked to the work on the compiler described in Task 2. An Engineer for 1.5 year will build the ZEP prototype board, evolution of the PoWwoW board, and develop some of the use cases.

2.2 Task 2: Compiler Optimizations and Worst-Case Energy Consumption

The compiler can help the operating system to take decisions, by providing it with useful information such as the energy necessary to execute some pieces of code. Indeed, the amount of energy that the harvesting system will bring is very low. Some of the tasks that the platform will execute consume a lot of energy compared to the size of the energy buffer, for instance, sending a packet over the radio channel. If the energy level is too low, then the platform should not start such a computation, because it will not have the time to finish before power outage. If the operating system (OS) has indications on whether or not a given computation can be launched, it will optimize power failure.

Adapted from classical WCET (worst-case execution time) analysis, a compilation pass will be implemented, that computes a worst-case energy consumption (WCEC). This analysis will contain variables that will be defined by the runtime system because environmental conditions can change a lot the consumption estimation.

Energy Model: We anticipate that the energy model of the processor will be simple. Probably, the energy consumed will consist of two components: one proportional to the number of executed instructions, and another one proportional to the number of memory accesses. In the presence of NVRAM, memory accesses may behave as asymmetric: writes are more expensive than reads. This opens interesting opportunities to the code generator. Outside the processor itself, each device will be described by its own characteristics, such as energy needed to send a radio packet, etc.

Code Generation: We propose a WCEC-driven code generation. The compiler will decompose the code into fragments, separated by “check-points” such that a fragment is guaranteed to complete when it starts executing. For that purpose, each fragment will be annotated by the amount of energy necessary to reach the next check-point. This value may also be communicated to the OS. In case case, the OS will avoid scheduling the task until enough energy becomes available. By definition, WCEC estimates are pessimistic. We will propose a mechanism to query the battery level at runtime to assess the remaining slack, and let a task proceed if it can guarantee to reach another check-point.

Checkpoints: We anticipate that some registers may be implemented in non-volatile memory. The code generator could decide to save some values to non-volatile registers. When the code reaches a checkpoint, the runtime can decide, based on the remaining energy level, either to proceed, or to save only what is necessary. We plan to investigate trade-offs between saving data sporadically during execution, and saving larger chunks of data at checkpoints.

Quality of Service and Approximate Computing: We will also explore ways to reduce energy consumptions when the battery runs low:

- the code generator will provides several instances of some critical functions, using different levels of precision. As an example we might consider the same computation using types double, float, or some reduced-precision floating-point or fixed-point representation.
- guided by the programmer, the code generator may also rely of reduced quality, for example by processing fewer frames per second, reducing the resolution, etc. The most appropriate version will be selected at run-time based on dynamic information, such as battery level, but also domain-specific constraints.
People involved: 1 PhD student will work in Rennes, supervised by Erven Rohou from PACAP and Steven Derrien from CAIRN, on the static analysis. CAIRN will bring its expertise in energy consumption evaluation, while PACAP will work on the static analysis. The task will also involve Isabelle Puaut from PACAP and Olivier Sentieys from CAIRN.

2.3 Task 3: Runtime memory management

We will design a software stack able to manage efficiently the specific hardware architecture. We will build memory management techniques dedicated to persistent memory. First, checkpointing (a way to retain data at a given time) will allow us to answer the following questions. When is it necessary to save data? Which data is it necessary to save? How to ensure data structure consistency while reboots are expected in an unpredictable manner?

Several challenges will be addressed by the OS:

**Provide support to the NVRAM architecture** The memory hierarchy will include RAM + NVRAM, as well as some mechanisms dedicated to this organisation. For instance, a DMA dedicated to the transfers between DRAM and NVRAM, or a protection unit dedicated to NVRAM, or programmable cache? These mechanisms must be supported by the OS. Also, multi-applicative support will be necessary in constrained embedded systems, because they may be embedded in an inaccessible place. Therefore, the runtime system will have to share the non-volatile memory across the various applications, according to their needs and priorities.

**Choose how energy is used** The OS is responsible for choosing how energy is used. It cannot be the responsibility of the user because 1) energy is not exposed in programming languages 2) the amount of energy available is not known when programming. But if there are several applications, given an energy budget, an energy policy must define the way the system should prefer one or another.

**Ensure memory consistency** The fact that part of the RAM is not non-volatile is far from solving the problem of ensuring memory consistency. Three problems are to be solved: 1) processor state is volatile 2) devices’ states are volatile 3) when several applications execute concurrently, a priority between saving data of one or another must be established;

**Refine worst-case execution** The worst-case execution time depends on several dynamic parameters: variables of the program, temperature, primitives of the OS... It is necessary that the OS reconsider the WCEC with respect to these parameters that only itself knows.

A memory manager and an energy manager will be implemented in the OS and will allow to apply memory and energy policies in order to address these problems. An important part of the project will be to evaluate tradeoffs, in terms of performance and energy consumption, between (i) Storing data in NVRAM a given amount of time, (ii) Send it by radio with various duty cycles and (iii) process data and only send results rather than raw data.

People involved: 1 PhD student will work in Lyon, supervised by K. Marquet, T. Risset (Socrate) and H-P Charles from CEA Lialp. The design of the architecture by the CEA will be followed by K. Marquet in order to ensure the adequation between the architecture and the OS.

2.4 Task 4: Experimental platform development and building

There are two sub-tasks here: we need to associate this board with harvester that is adapted to each targeted application and we have to provide demonstrators for the chosen use cases (see Section 2.5). We will evaluate the power level provided by different harvesting technologies in
order to know if it is sufficient to power, for instance, a biomedical sensor. For example, it might be necessary to add energy harvesting from radio waves in order to communicate with the sensor and obtain its data, in the same manner as RFIDs. We will provide power consumption models and behavior for each harvesting source, as well as a study of the energy sources necessary to power our platform, with respect to the application.

**People involved:** The engineer in Rennes mentioned in Task 1 will participate to this task and one engineer will work with Socrate during one year for integrating the demonstrators on the platform chosen.

**2.5 Use cases**

Three use cases will be taken to validate the work on the platform:

**Sensing** Smart sensor are foreseen to appear for very many applications in metering: gaz metering, pollution, light, parking lots, etc. Following Socrate experience on smart metering [32, 9]. A generic sensing application will be provided parameterized by the characteristics of the chosen application: duty cycle, message sent, radio power, etc.

**Cryptography** no wireless communicating system should be designed without a solid cryptographic subsystem. But encrypting is time- and computation-consuming, and therefore necessitates energy. We will evaluate how different encryption/decryption system can effectively execute on the platform, based on previous works of the Socrate team [6].

**Video decoding** The potential of video monitoring is huge but also very energy-consuming. Regarding to the energy harvesting mean (solar, heat, etc.), the available power provides some strong and interesting challenges. Recent study on low resolution (video monitoring) shows that it might be possible to switch off the sensor between two recorded images and optimize other algorithmic parameters.

**3 Administrative organisation**

**3.1 Organisation**

The project is led by Kevin Marquet of Socrate, INRIA teams involved know each other very well, and Socrates and Cairn have long-standing collaboration with the laboratory of CEA Lialp. In addition to the tasks mentioned in Section 2, Socrate will be responsible for the overall management of the project with in particular:

1. A scientific meeting every six months where partners will present informally their work and joint decisions will be addressed.

2. Two official workshops will be organized during the project, it is planned to target “GDR day” and a workshop in an international conference.

The Gannt show on page 11 shows the temporal evolution of the tasks over the 4 years.
Task O: IPL management
  T0.1: meeting
  T0.2: workshop

Task 1: NVRAM architecture
  T1.1: ZEP prototype
  T1.2 PhD 1

Task 2: WCEC
  T2.1: PhD 2

Task 3: NVRAM OS
  T3.1: PhD 3

Task 4: Demonstrators
  T4.2: platform integration
  T4.3: demonstrators

IPL ZEP 11/16
3.2 Ongoing work on the themes of the IPL

- In the SOCRATE team, a PhD student funded by the Région Région Rhône-Alpes (ARC6) will start designing an operating system for a NVRAM-based architecture. The hardware part will be defined by a spin-off of the CEA, and will be very different from the architecture of this IPL as it is likely to provide high-computational level (notably: ARM CPU and hundred of megabytes of NVRAM).

- In the SOCRATE team, the operating system currently developed thanks to the ADT Sytare will serve as a basis for the OS of this IPL. We will port it to the new platform, add the support for the WCET, the energy monitoring, etc.

- The cryptographic use cases will be taken from previous work of the team [6].

- In the CAIRN team, the PowWow platform, which includes energy harvesting features, will be extended to provide a prototyping platform to the whole project.

- The CEA Lialp has already designed the L-IOT platform, which will be used as a basis for the NVRAM-based architecture.

- Existing static analysis designed in the PACAP team for the evaluation of worst-case execution time will be modified to compute worst-case energy consumption.

3.3 Indicative requested resources for a 4-year project

Budget repartition

- 1 PhD student supervised by Pacap (and Cairn) on compiler and WCEC;
- 1 PhD student on primitive operating system, supervised by Socrate (and CEA Lialp);
- 1 PhD student on the NVRAM-based architecture, supervised by Cairn and CEA-Leti;
- 12 month engineer to integrate all demonstrators with Socrate.
- 18 month engineer to build the ZEP prototype with Cairn;
- Master students (2 per years)
- Equipment: 30.000 euros 5 personal computers, 10 TI MSP430FR5739 platforms, 10 radio-wave harvesters, PowWow V2 platform design and fabrication ( 20 nodes).
- Operating costs: 50.000 euros (conference fees, travel expenses for PhDs and permanents).

Other funding associate to ZEP topic Most of the teams involved in the project are already working on the NVRAM topic. Socrate in particular started in September a PhD funded by the Région Région Rhône-Alpes (ARC6) which intends to design an operating system for a NVRAM-based architecture with high power but low frequency activation. Socrate has also benefited from the ADT Sytare which started the development of an operating system that will serve as a basis for the OS of this IPL. Socrate and Cairn also participated to the (rejected) GRIOTE H2020 Ecsel proposal which hopefully will lead to other projects.

The CAIRN team, with the PowWow plateform, has a good expertise in designing low-power board and already worked with energy harversters. The Pacap team has an international appreciation in studying WCET (Worst Cast Execution Time) theory and will apply it to provide WCEC (Worst Cases Execution Consumption). Socrate, CEA Lialp, Pacap and Cairn all have good background in compilation and LLVM compiler in particular.
4 Outcomes, Impact and risk

4.1 Outcomes and Impact of the project

We expect the project to validate the improvements provided by NV-RAM technology and give guidelines for industry and research use it efficiently. As major actors of the digital world such as DELL, IBM, HP, Fujitsu, Oracle and others, are now recognizing\footnote{http://www.snia.org/about/news/newsroom/pr/snia-announces-non-volatile-memory-nvm-programming-technical-work-group}, it is clear that non-volatile memory will imply major changes in computer systems in the next few years. To the best of our knowledge, at time of writing, the prototype that we intend to build has no equivalent in the world but there are certainly many similar ideas in construction.

The definition of a completely new NV-RAM-based processor architecture would be very long, and would need to design a new industry-ready compiler dedicated to this architecture, and would potentially introduce the need for completely new software mechanisms that are outside the scope of this IPL, but we hope to help CEA and ST-Microelectronics in designing ultra-low power sensor in a way to have efficient software stack as proposed by Inria.

After 4 years, the project should have achieved the following:

**A platform prototype** The ZEP platform will be built on the basis of the PowWow [5] platform designed and developed by the Cairn team, including a solution to harvest energy from light and heat. An RFID antenna, able to get energy from radio waves, will be added.

**An innovating processor architecture** Depending on the result of Task 1, a more advanced platform will possibly be delivered in collaboration with CEA.

**A simulator for a generic NV-RAM platform** to explore different solutions and the impact of each solution. This is mandatory because it is not possible to build a platform for each architecture. This simulator will be based on existing works by the Socrate team (WSIM) or existing available micro-controller simulator associated with CEA-Leti simulator for NV-Ram blocks.

**A compiler leveraging WCEC analysis** to provide the new NV-RAM-based processor architecture with specific optimizations and a new compiler, a completed with pre-deployment analyses that will provide the runtime system with information allowing it to manage resources more efficiently, in particular, worst case execution consumption (WCEC).

**A compilation pass** providing the runtime system with information on the energy consumption of basic code blocks. The pass will be implemented inside the LLVM infrastructure taking advantage of Pacap, Socrate and CEA Lialp background on LLVM compiler.

**A primitive operating system** including i) NV-RAM management techniques ii) power management policies. The software will be based on previous work of the Socrate [1] and Cairn[22] teams in this field. The integration in an embedded OS such as RIOT, OpenWSN or Contiki is out of the scope of ZEP but it is an important topic that will be investigated as soon as the basic components of the platform will be available.

**Demonstrators** It is important to have demonstrators on several use cases to convince industrial and investors that this NV-RAM technology provides a real breakthrough.
Publications, Workshop and conference On each scientific topic detailed above, we will work on the emergence on dedicated workshop in important conferences (DATE for instance) on this thematic which is currently studied mostly from the electronic point of view.

Lobbying, communication, new research direction An important goal of the ZEP proposal is to have INRIA emerging as a major actor of the technological revolution of NVRAM. A constant lobbying in that direction will be operated by the members of the ZEP project (European project, National initiative: ANR, GDR, international publication, ST-microelectronics and SMEs etc.). We hope to open perspective for Inria to open research teams or start-ups that will define tomorrow’s IOT (hardware and) software.

4.2 Risk Analysis

The main risk of the project is related to the design of the NVRAM-based platform because the design space is enormous. Our approach is to mitigate the risk of designing a useless or unrealistic platform by:

- starting from the existing, convincing L-IOT platform of the CEA;
- working on a specific but realistic scenario in the field of constrained embedded devices.

We do not claim that we will build the universal NVRAM-based CPU. But we hope to make one step in the direction of this kind of NVRAM-based platform.

Also, research and prototypes related to operating systems can be tedious and lead to lots of time lost in pure engineering. Our approach concerning this field should mitigate this risk because we won’t try to adapt an existing... Still, we hope that one interesting result of the project will be to gain experience on the changes in the software part required to manage such a NVRAM-based architecture. This should be the work of a dedicated master student at the end of the project: attempting to port the mechanism designed for our prototype OS in a real OS like RIOT or FreeRTOS.

Another risk is related to the Worst-Case Energy Consumption. While the static part does not worry us to much because it will be based on existing works, it is uncertain what we will... We hope the project will at least allow to evaluate to which extent this scientific track is promising.

5 Conclusion

Our project intends to prototype next-generation of sensors, based on energy harvesting and NVRAM management. These sensors will be able to live without batteries, which is a strong requirement for some applications of the IoT. In particular, non-volatile memories will increasingly change the computing device paradigm and this project investigates specific challenges related to that.

Bibliography


