Maximize energy efficiency in a normally-off system using NVRAM

- *Stéphane Gros*
- *Yeter Akgul*

Summary

Summary



Lab spin-off

Incorporated 2014

17 people (14 technical)

IP Fabless

Non volatile Semiconductor IP

eSTTRAM
(eMRAM)
eReRAM
(eRRAM)

Value proposition

Subsystem Processor IP
(non volatile)



Software IP
(drivers, apps)

Memory IP
(non volatile compilers)





eVaderis-powered Customer chip

↓ **Power**
(active & standby)

↑ **Flexibility**
(hardware & software)

↓ **Costs**
(density & process)

Positioning



Summary

THE COMPANY

THE CONTEXT

THE TECHNOLOGY

THE SYSTEM

THE CO-DEVELOPMENT

CONCLUSION

The issue

10% active
90% standby

Performances
(computing, amount of data)

Autonomy
(battery life)



Cell phone dilemma

Increasingly powerful but …
… less and less portable !

MCU level



Costly And Complex

Board level

Connected Object State of the art



Connected Object Powered by eVaderis



Summary

THE COMPANY

THE CONTEXT

THE TECHNOLOGY

THE SYSTEM

THE CO-DEVELOPMENT

CONCLUSION

Memory comparison 1/3

	eFlash/eEE	eSRAM	eSTTRAM	eRRAM (Ox)
Non-volatile	Yes	No	Yes	Yes
Compatible with front end logic	☹ No FinFET, FDSOI	Yes	Yes	Yes
Scalable	Sub-28nm ?	Yes (size?)	Yes	Yes
Cell size (density F2)	10-30 (>30 for eEE)	60-80 (HD/LP)	10-30	10-20
Access time	10-100ns (not destructive)	<1ns (not destructive)	2-10ns (not destructive)	10ns (not destructive)
Write/erase process	byte/block/page level	bit level	bit level	bit level
Write/erase time	1us/10ms (erase) (page, byte level)	<1ns	2-10ns (bit level)	10-50ns (bit level)
Endurance	10^5-10^6	>10^{16}	10^{10}-10^{15}	10^7-10^9
Array standby current	0	1-10µA/Mb(25C)	0	0

Memory comparison 2/3

- Storage energy @ constant data (1Mb/1s)





- MRAM vs. SRAM:
  - 100x more energy for writing in MRAM
  - 0 leakage at standby mode (MRAM off)
  - ~4x less area MRAM

Memory comparison 3/3

eNOR FLASH/EE



OTP/MTP



eSRAM/CMOS



Versatile eSTTRAM





STT-RAM Design Space



MTJ process	Fast/LP Write	Fast/LP Read	Nominal	Med Ret/T°	High Ret/T°	
Diameter (sizing)	LOW	LOW	LOW	LOW	HIGH	*(design param.)*
Retention (Ic)	LOW	MED	MED	HIGH	HIGH	
Planar polarizer	YES	MED	MED	NO	NO	
Damping	LOW	MED	MED	HIGH	HIGH	
RA/TMR	LOW	HIGH	MED	HIGH	MED	

Many process and architectures tradeoff are possible

Summary

THE COMPANY

THE CONTEXT

THE TECHNOLOGY

THE SYSTEM

THE CO-DEVELOPMENT

CONCLUSION

Non-Volatile System



Non-Volatile System



Non-Volatile System



Non-Volatile System



NVP & NVS advantages

- Increase battery life
  - Instant ON/OFF → minimize SoC boot energy loss
  - Normally-OFF → no idle power consumption (power down)
- Intermittent power supply support
  - Harvesting
  - Avoid rollback
- Simplify sleep modes → simplify code dev.
- Simplify code maintenance
  - Flexible memory partitioning
  - Update over-the-air
- Multi-application support
  - Instant context switching
  - Reduced context saving overhead





NV CPU and System



SW retention state



+ Minimal HW impact
- Requires an API → more validation
- Requires memory protection
- Energy cost state dependent
- Duration state dependent → Not suitable for RT applications
- Complications with caches

HW Retention state

- Existing approaches:
  - Retention FF: most efficient but largest
  - Scan-chain based approach:
    - uses existing scan-chain hardware
    - minimal area cost but slow and more power consuming
    - Complex (flow/dft)
  - Drowsy state retention:
    - freeze and reduce voltage
    - lowest area cost but least efficient
    - Complex power management (analog)

- Limitations:
  - Leakage overhead
  - Not power failure tolerant
  - Area overhead
  - HW impact + controller → extra verification

HW Retention state

- Our approach: NV-FF (extend Retention FF)



Retention FF



NV FF
Ret. FF replacement

NV FF
Low activity profile

- Advantages over existing approach:
  - Limited area overhead
  - No extra leakage
  - Power failure tolerant

- Partial vs Full replacement
  - Reduces area and energy overhead
  - Requires detailed knowledge of the design

  → Find best trade-off



Summary

THE COMPANY

THE CONTEXT

THE TECHNOLOGY

THE SYSTEM

THE CO-DEVELOPMENT

CONCLUSION

Hybridization



« But how to efficiently exchange data between the two technologies with near instant-on/off capabilities ? »

NVSRAM



NVSRAM level

Hybridization at **bit cell level**	Massives parallels (save/restore) transfers (fast) Energy-efficient transfers The largest area / SRAM bit cell/array adaptation Impact on SRAM read/write power and latency
Hybridization at **IP level**	Significant parallels (save/restore) transfers (fast) Energy-efficient transfers The smallest area No impact on SRAM
Hybridization at **system level**	Limited parallels (save/restore) transfers (slow) Not energy-efficient transfers / complex routing Acceptable area No impact on SRAM

NVSRAM architecture



System Bus: access to SRAM only (hidden STTRAM), CPU/logic frequency

Internal Wide Bus:

- Transfers between SRAM and STTRAM
- Asynchronous
- Low power
- High bandwith

NVSRAM


NVSRAM vs SRAM vs MRAM vs MRAM+SRAM (sys) energy
IoT
smartphone
<0.5%
100
10
1
0.1
0.01
Energy (a.u.)
100x to 1000x higher endurance than MRAM
Memory size: 2048kB
Cache size: 128kB
SRAM: 1pA/cell
MRAM: 100µA@100ns
TT/25C
10
20
30
40
50
Active time (%)
NVSRAM
SRAM
MRAM
MRAM+SRAM (sys)

Summary

THE COMPANY

THE CONTEXT

THE TECHNOLOGY

THE SYSTEM

THE CO-DEVELOPMENT

CONCLUSION

Conclusion

THE TECHNOLOGY	• Non-Volatile • Power efficient • Flexible
THE SYSTEM	• Normally-OFF • Instant ON/OFF
THE CO-DEVELOPMENT	• Hybrid memory • Increase efficiency

Find the best trade-off for the application

eVaderis


THANK
YOU
GRACIAS
ARIGATO
SHUKURIA
DANKSCHEEN
BIYAN
SHUKRIA
TINGKI
YAQHANYELAY
TASHAKKUR ATU
SUKSAMA
EKHMET
MEHRBANI
GRAZIE
MAAKE
PALDIES
GOZAIMASHITA
EFCHARISTO
KOMAPSUMNIDA
BOLZÏN
MERCI