



Maximize energy efficiency in a normally-off system using NVRAM

- *Stéphane Gros*
- *Yeter Akgul*



THE COMPANY

THE CONTEXT

THE TECHNOLOGY

THE SYSTEM

THE CO-DEVELOPMENT

CONCLUSION

THE COMPANY


THE CONTEXT

THE TECHNOLOGY

THE SYSTEM

THE CO-DEVELOPMENT

CONCLUSION



Lab spin-off


**Incorporated
2014**

**17 people
(14 technical)**

IP Fabless


**Non volatile
Semiconductor IP**

**eSTTRAM
(eMRAM)
eReRAM
(eRRAM)**




Value proposition



**Subsystem
Processor IP**
(non volatile)



Software IP
(drivers, apps)



Memory IP
(non volatile
compilers)



*eVaderis-powered
Customer chip*



↓ Power
(active & standby)




↑ Flexibility
(hardware & software)



↓ Costs
(density & process)





THE COMPANY

THE CONTEXT

THE TECHNOLOGY

THE SYSTEM

THE CO-DEVELOPMENT

CONCLUSION




10% active
90% standby



Performances
(computing, amount of data)


Autonomy
(battery life)



Cell phone dilemma


**Increasingly powerful but ...
... less and less portable !**

MCU level




Costly And Complex

Connected Object State of the art



Connected Object Powered by eVaderis



THE COMPANY

THE CONTEXT

THE TECHNOLOGY

THE SYSTEM



THE CO-DEVELOPMENT

CONCLUSION

Memory comparison 1/3


	eFlash/eEE	eSRAM	eSTTRAM	eRRAM (Ox)
Non-volatile	Yes	No	Yes	Yes
Compatible with front end logic	☹ No FinFET, FDSOI	Yes	Yes	Yes
Scalable	Sub-28nm ?	Yes (size?)	Yes	Yes
Cell size (density F2)	10-30 (>30 for eEE)	60-80 (HD/LP)	10-30	10-20
Access time	10-100ns (not destructive)	<1ns (not destructive)	2-10ns (not destructive)	10ns (not destructive)
Write/erase process	byte/block/page level	bit level	bit level	bit level
Write/erase time	1us/10ms (erase) (page, byte level)	<1ns	2-10ns (bit level)	10-50ns (bit level)
Endurance	10^5 - 10^6	$>10^{16}$	10^{10} - 10^{15}	10^7 - 10^9
Array standby current	0	1-10 μ A/Mb(25C)	0	0

- Storage energy @ constant data (1Mb/1s)




- MRAM vs. SRAM:
 - 100x more energy for writing in MRAM
 - 0 leakage at standby mode (MRAM off)
 - ~4x less area MRAM


eNOR FLASH/EE





OTP/MTP




eSRAM/CMOS



Versatile eSTTRAM



STT-RAM Design Space



MTJ process	Fast/LP Write	Fast/LP Read	Nominal	Med Ret/T°	High Ret/T°	(design param.)
Diameter (sizing)	LOW	LOW	LOW	LOW	HIGH	
Retention (Ic)	LOW	MED	MED	HIGH	HIGH	
Planar polarizer	YES	MED	MED	NO	NO	
Damping	LOW	MED	MED	HIGH	HIGH	
RA/TMR	LOW	HIGH	MED	HIGH	MED	

Many process and architectures tradeoff are possible

THE COMPANY

THE CONTEXT


THE TECHNOLOGY

THE SYSTEM


THE CO-DEVELOPMENT

CONCLUSION


Non-Volatile System




Non-Volatile System





Non-Volatile System




Non-Volatile System




- Increase battery life
 - Instant ON/OFF → minimize SoC boot energy loss
 - Normally-OFF → no idle power consumption (power down)
- Intermittent power supply support
 - Harvesting
 - Avoid rollback
- Simplify sleep modes → simplify code dev.
- Simplify code maintenance
 - Flexible memory partitioning
 - Update over-the-air
- Multi-application support
 - Instant context switching
 - Reduced context saving overhead



NV CPU and System






SW retention state




- + Minimal HW impact
- Requires an API → more validation
- Requires memory protection
- Energy cost state dependent
- Duration state dependent → Not suitable for RT applications
- Complications with caches

- Existing approaches:
 - Retention FF: most efficient but largest
 - Scan-chain based approach:
 - uses existing scan-chain hardware
 - minimal area cost but slow and more power consuming
 - Complex (flow/dft)
 - Drowsy state retention:
 - freeze and reduce voltage
 - lowest area cost but least efficient
 - Complex power management (analog)
- Limitations:
 - Leakage overhead
 - Not power failure tolerant
 - Area overhead
 - HW impact + controller → extra verification

- Our approach: NV-FF (extend Retention FF)



- Advantages over existing approach:
 - Limited area overhead
 - No extra leakage
 - Power failure tolerant
- Partial vs Full replacement
 - Reduces area and energy overhead
 - Requires detailed knowledge of the design
 - Find best trade-off



THE COMPANY

THE CONTEXT

THE TECHNOLOGY

THE SYSTEM

THE CO-DEVELOPMENT

CONCLUSION

HP STTRAM



vs SRAM

- Zero leakage at bit cell level
- Immune to power failure
- Immune to SEU



vs SRAM

- Write/read power
- Write/read latency
- Limited endurance

SRAM



vs STTRAM

- Write/read power
- Write/read latency (CPU f.)
- Infinite endurance




vs STTRAM





- $\mu\text{A}/\text{Mb}$ of leakage at RT
- Not immune to power failure
- Not immune to SEU

« But how to efficiently exchange data between the two technologies with near instant-on/off capabilities ? »





NVSRAM







Hybridization at bit cell level

-  Massives parallels (save/restore) transfers (fast)
-  Energy-efficient transfers
-  The largest area / SRAM bit cell/array adaptation
-  Impact on SRAM read/write power and latency


Hybridization at IP level

-  Significant parallels (save/restore) transfers (fast)
-  Energy-efficient transfers
-  The smallest area
-  No impact on SRAM

Hybridization at system level

-  Limited parallels (save/restore) transfers (slow)
-  Not energy-efficient transfers / complex routing
-  Acceptable area
-  No impact on SRAM

NVSRAM architecture




Internal Wide Bus:

- Transfers between SRAM and STTRAM
- Asynchronous
- Low power
- High bandwidth



System Bus: access to SRAM only (hidden STTRAM), CPU/logic frequency

NVSRAM



THE COMPANY

THE CONTEXT

THE TECHNOLOGY

THE SYSTEM

THE CO-DEVELOPMENT

CONCLUSION

THE TECHNOLOGY

- Non-Volatile
- Power efficient
- Flexible

THE SYSTEM

- Normally-OFF
- Instant ON/OFF

THE CO-DEVELOPMENT

- Hybrid memory
- Increase efficiency

Find the best trade-off for the application

