

0

Breaking the Memory Bottleneck in Computing Applications with Emerging Memory Technologies: a Design and Technology Perspective

M. HARRAND CEA-LIST, LABORATOIRE INFRASTRUCTURE ET ATELIER LOGICIEL SUR PUCE, 17 RUE DES MARTYRS, 38000 GRENOBLE – FRANCE

G. MOLAS

CEA-LETI, LABORATOIRE DES COMPOSANTS MÉMOIRE, 17 RUE DES MARTYRS, 38000 GRENOBLE – FRANCE

2017 NVRAM Workshop | May 29-30th- 2017

OBJECTIVES OF THIS TALK

- What are the limitations and challenges of current computing systems memory hierarchy ?
- What are the main emerging non-volatile memory technologies ?
- What are the main eNVM internal architectures ?
- How these emerging memories can help to solve these limitations ?
 What changes can we envisage in computing systems ?
- Which characteristics should be targeted for these memories ?
- Note : this talk focuses on computing in servers and data centers, not on the embedded market

OUTLINE

Introduction

Memory hierarchy system aspects

- Memory hierarchy
- Limitations in computing systems,

Emerging NVM

- Technology
- Design

How emerging memories can help to solve current computing systems limitations

- Storage
- Main memory Embedded caches •
- Universal memory •

Conclusions



Introduction

Memory hierarchy system aspects

- Memory hierarchy
- Limitations in computing systems,

Emerging NVM

- Technology
- Design

How emerging memories can help to solve current computing systems limitations

- Storage
- Main memory Embedded caches •
- Universal memory •

Conclusions

WHY A MEMORY HIERARCHY ?

- Because storage memory is far too slow to be used directly by the processor
- Processors require data to be accessible in ~1ns :
 - only SRAM embedded with the processor are fast enough for that...
 - but can only store small amounts of data
- Then, cheaper/intermediate speed memory – DRAM today – is used in between





CURRENT MEMORY HIERARCHY ISSUES : MAIN MEMORY

- Memory wall
 - Main memory **bandwidth** does not scale at processor bandwidth speed



Introduction to Multicore architecture Tao Zhang – Oct. 21, 2010

- Latency
 - CPU can be stuck while waiting for a cache refill
- Main memory **capacity** limited by the DRAM density
 - \rightarrow frequent swap to slow storage memory

CURRENT SOLUTIONS TO MAIN MEMORY ISSUES (1/2)

• 3D stacking to increase main memory capacity





- Improve DRAM access parallelism → increase the number or banks
 - DDR3 \rightarrow DDR4 \rightarrow soon DDR5
 - 3D stacking \rightarrow increase the capacity, then the number of banks
- Improve data transfer rate
 - DDR3 \rightarrow DDR4 \rightarrow soon DDR5
 - HMC : logic die \rightarrow packet transmission bus @ 15GHz \rightarrow up to 320GB/s
 - HBM2 : interposer \rightarrow very dense interconnect \rightarrow 1024b data bus @ 2GT/s

CURRENT SOLUTIONS TO MAIN MEMORY ISSUES (2/2)

- CPU Architectural Solutions
 - Increase cache capacity
 - But bandwidth gain is proportional to $\sqrt{cache capacity}$
 - Cache silicon area already very large



- Increase multithreading
 - Allows to keep the CPU busy on other tasks while waiting for a cache refill
 - But supposes a higher level of program parallelization



Ken Takeuchi, SSDM 2015



 In the big data applications, the cost to transfer data among memory hierarchy becomes more significant

CURRENT MEMORY HIERARCHY ISSUES : STORAGE ACCESS (1/2)

- Swap between storage and main memory
- Data integrity
 - DRAM is volatile
 - → Periodical check-pointing is mandatory to keep data integrity even in case of power supply loss
 - Performed by OS
 - In a PetaFLOP data center, these operations are forecast to use 25% of traffic between servers and disks [Dong]

Access to big multi-dimensional tables (big data...)

- Inefficient random access to disks
- Ex.: column access to a table that is stored by lines in the disk
- Transactional data base processing require disk access at any transaction

CURRENT SOLUTIONS TO STORAGE ACCESS ISSUES : DATA BASE MANAGEMENT

- In-memory computing : put the tables entirely in DRAM
 - Allows random access to tables
 - But may require very large quantities of DRAM \rightarrow expensive!

Mixed of DRAM and Flashes

- Ex. IBM NoSQL data server using CAPI[™] (Coherent Accelerator Processor Interface) for accessing in-SSD data bases in a coherent manner [IBM]
- DIMMs with DRAM and a back-up flash
 - In case of power supply loss, DRAM data are automatically transferred to flash
 - But ~10x ordinary DIMM's cost
 - Requires a bulky battery/super-capacitor to provide power during back-up time



OUTLINE

Introduction

Memory hierarchy system aspects

- Memory hierarchy
- Limitations in computing systems,

Emerging NVM

- Technology
- Design

How emerging memories can help to solve current computing systems limitations

- Storage
- Main memory Embedded caches •
- Universal memory •

Conclusions

PCM : PHASE CHANGE MEMORY

- Transition between amorphous (insulating) and cristalline (conductive) state
- Ge2Sb2Te5(GST) or GeTe
- Phase transition of chalcogenide alloy obtained by current-induced Joule heating
- Low-voltage operation(<3V), fast memory (~100ns switching), non volatile, 10¹² cycles demonstrated



RRAM: RESISTIVE RAM

- RRAM: formation/disruption of a conductive filament in a resistive layer: low/high resistance states
 - OXRAM: oxygen vacancies based filament
 - CBRAM: dissolution of an Ag or Cu active electrode
- Low voltage operation (~2V), fast memory (<50ns switching), non volatile, 10¹² cycles demonstrated (single cell)



- 10nm scalability demonstrated today. 4F² possible. Diode or
- transistor selectors
- • Low cost (2-3 layers, 2 terminal) \rightarrow 2-3 additional masks required)

MRAM: MAGNETIC RAM

- Spin-polarized current applies torque on the magnetic moment
- 6F² to 20F²
- Very fast (2-20ns read and write erase times, sub ns switching reported)
- Very good endurance (>10¹⁶ cycles)
- Non volatile
- Novel interest and increased number of papers since~ 5 years(demonstrated power scalability through STT-MRAM)



EMERGING MEMORIES MATURITY LEVEL



time

Different levels of maturity among BEOL technologies:

•PCM most mature

•STT-MRAM at maximum peak(i.e. universal?)

RRAM experiencing negative slope

BENCHMARK OF EMERGING MEMORIES

	STT MRAM	PCRAM	CBRAM	OXRAM	
Scalability	20F ²	4F ² 🙂	4F ² 🙂	4F ² 🙂	
MLC	Spin [†] or ↓ 🥌	\bigcirc	\bigcirc	Small WM	
3D integration	PVD 🙂		PVD 😐		
Fab. Cost	<u></u>		•••	\bigcirc	
Retention	85°C 😐	<150°C 😐	<150°C 😐	~150°C 🙂	
Latency	Tr~20ns 🙂 Tw~10ns	Tr<100ns 😐 Tw>100ns	Tr<100ns 😐 Tw~10ns	Tr<100ns 😐 Tw~10ns	
Power	1-10pJ 😐	>100pJ 😕	1-10pJ 🙂	1-10pJ 😐	
Endurance	10 ¹⁶ 🙂	10 ⁸ 😐	10 ⁶ - 10 ¹⁰ 😐	10 ⁶ - 10 ¹⁰ 😐	
Variability					
Space?	Cache / Main	Storage	Storage / Main	Storage / Main	
ITRS ITRS					

ARRAY ASSEMBLY IN A CROSSPOINT MEMORY



3 KINDS OF MEMORY ARCHITECTURE FOR ENVRAM



1T-1R

- Simple peripheral circuits :
 - line drivers, sense-amps, control...



- Only possible architecture for technologies exhibiting a too small window margin (STT-MRAM...)
- Reduced density due to the transistor
 - High programming currents require big transistors
- Suitable for small to medium memories :
 - embedded memories, caches...

CROSSPOINT ARCHITECTURE

- Very dense architecture
- Suitable for high capacity memories
- But more constraints on the eNVM material



VRRAM ARCHITECTURE

- Set of vertical crosspoint planes
- Process analog to 3D-NAND Flash
 - High aspect ratio etching and conformal deposition required
- Reduced number of masks w.r.t. crosspoint architecture
- Cheaper than crosspoint
 - For high number of layers
- But more complex process and design, and may be slower access time



OUTLINE

Introduction

Memory hierarchy system aspects

- Memory hierarchy
- Limitations in computing systems,

Emerging NVM

- Technology
- Design

How emerging memories can help to solve current computing systems limitations

- Storage
- Main memory Embedded caches •
- Universal memory

Conclusions

EMERGING NVRAM CAN HELP TO SOLVE COMPUTING SYSTEMS ISSUES

• We can think of using eNVRAM according to the following architectures



A. Current System B. Storage Filling the gap between SSD and DRAM, ... or SSD replacement C. Main memory Filling the gap between SSD and DRAM ...or DRAM replacement

D. Embedded memory LLC cache replacement E. Universal memory Main/Storage

ARCHITECTURE B : STORAGE TYPE (1/3)

• Filling the gap between Flash and DRAM for Storage



- Ultra fast SSD, but more expensive than current flash-base ones
- Impacts on the computing system to take benefit of them:
 - The network bandwidth and latency must be improved
 - PCIe direct link latency ~1µs
 - Enough for 100µs latency flash-based SSD, but too long for a 1µs eNVM one !
 - H/W support for page management ?
 - Alternatively, some computing capability may be inserted in these ultra fast SSD ("processing in memory") [Loh], [De]
 - Key/value access
 - Map functions of MapReduce algorithms,
 - -

ARCHITECTURE B : STORAGE TYPE (2/3)

Flash Replacement for Storage



Impacts on the computing system:

- Greatly simplifies the hierarchy management
- Architecture targeted by Hewlett-Packard's prototype "The Machine" with photonic interconnect [Milojicic]



ARCHITECTURE B : STORAGE TYPE (3/3) - TARGET SPECS

Storage	Latency	Endurance	Retention	Cost/b	Power consumption
Filling the gap	1 – 5µs	> 10 ⁶	10 years @ 85°C	< 2 x flash cost	< flash
Replacement	1 – 5µs	> 10 ⁶	10 years @ 85°C	~flash cost	< flash

- If used in complement with current storage solutions ("filling the gap"), the cost can be higher than flash because it is so much faster
- If used as a replacement, the cost must be competitive with flash, because the storage capacity requirement of computing systems is rising (big data...)

• → RRAM or PCM in Crossbar of preferably VRRAM architecture

ARCHITECTURE C: MEMORY TYPE SCM (1/3)

• Filling the gap between Flash and DRAM



System impacts

- Simplifies data integrity management (journaling or check-pointing schemes) [Condit], [Ren]
 - Reduces check-pointing traffic
 - if sufficient retention to guarantee power will be recovered before data are lost
- Transactional data base / big data applications
 - Allows greater quantities of working memory
 - if much denser and cheaper than DRAM
 - Simplifies atomic transactions
 - if sufficient retention to guarantee power will be recovered before data are lost
 - Better solution than current NVDIMMs :
 - no super-capacitors, higher density, cheaper

ARCHITECTURE C: MEMORY TYPE SCM (2/3)

• DRAM replacement



- Same system impacts than "filling the gap"
 - But much simpler to use
 - Cheaper, denser
 - No need for an additional logic chip to implement a HMC-like protocol
 - Take opportunity of the increased capacity w.r.t. DRAM to increase data access parallelization → potential increased bandwidth
 - But no improvement in latency is forecast

ARCHITECTURE C : MEMORY TYPE (3/3) - TARGET SPECS

Storage	Latency	Endurance	Retention	Cost/b	Power consumption
Filling the gap	< 200ns	> 10 ⁹	> 5 days @ 85°C	< 1/2 DRAM cost	< DRAM
Replacement	< 50ns	> 10 ⁹ *	> 5 days @ 85°C	< 1⁄2 DRAM cost	< DRAM

* Assuming smart wear-leveling is used

- Non-volatility is not really required in this case, but retention should be high enough to :
 - Prevent refresh to cause additional wear
 - Ensure data are kept long enough to recover power supply after a power loss
- Cost must be sufficiently lower than DRAM to make this architecture competitive
- A higher latency than DRAM one is acceptable when DRAM and eNVM are jointly used, but not when eNVM replaces DRAM
- → RRAM or PCM in crossbar architecture

ARCHITECTURE D: EMBEDDED MEMORY



- Improves last level cache density
- May improve data recovery if jointly used with eNVM main memory
- Main requirements are speed and endurance

Latency	Endurance	Retention	Cost/b	Power consumption
< 30ns	> 10 ¹⁶	> 5 days	< eDRAM cost	< eDRAM

• → STT-MRAM

- However, it can be envisaged to use mixed SRAM/eNVM caches to solve endurance issues [Wu]
 - Most often written data located in SRAM, others in eNVM

MEMORY HIERARCHY POTENTIAL EVOLUTION : SOLUTION E : UNIVERSAL MEMORY



- No distinction between main memory and storage memory
- New OS is required to take benefits of it [Bailey]
- File systems may disappear : direct random access
- Checkpoints still necessary, but greatly simplified
- No boot : the system instantaneously restarts where you stopped it
- Drastically solves the [main memory to storage memory] bandwidth issues
- But merges DRAM and Flash requirements

Latency	Endurance	Retention	Cost/b	Power consumption
< 50ns	> 10 ⁹ if smart wear-leveling is applied	10 years @ 85°C	~flash cost	< flash

OUTLINE

Introduction Memory hierarchy system aspects

- Memory hierarchy
- Limitations in computing systems,
- Current solutions

Emerging NVM performance range

How emerging memories can help to solve current computing systems limitations

- Storage
- Working memory
- Embedded caches
- Universal memory

eNVM Design Constraints

- 1T-1R
- Crosspoint VRRAM

Conclusions

CONCLUSIONS: MEMORY TECHNOLOGY AND DESIGN ASPECTS

- PCM and RRAM are denser than STT-MRAM
 - PCM is more mature than RRAM
 - RRAM requires a lower power consumption than PCM
- STT-MRAM is faster and has a much higher endurance
- Crosspoint and VRRAM architectures are the best suited for high density memories
 - But require a high window margin, probably not compatible with STT-MRAM
- VRRAM are promising because of the reduced cost of providing a large number of layers
 - But complex to develop

CONCLUSIONS : SYSTEM ASPECTS

- eNVM can be used at the following places of computer architectures, with different spec requirements:
 - **Storage** : between SSD and main memory or replace SSD
 - Network bandwidth must increase to take benefit of it
 - Main requirements : density, cost, retention → PCM or RRAM, VRAM architecture
 - **Main memory** : on the memory bus, together with DRAM or replace DRAM
 - Big benefits for big data/data base applications and on check-pointing traffic
 - Main requirement : speed, density → PCM or RRAM, Crossbar architecture
 - Last level cache
 - Increases cache density \rightarrow reduces memory wall issues
 - Main requirements : speed, endurance \rightarrow STT-MRAM, 1T1R architecture
 - Universal memory
 - Could revolutionize OS : instantaneous boot, no files but random access to data
 - But (too ?) big constraints on eNVM devices

REFERENCES

- [Dong]: Leveraging 3D PCRAM Technologies to Reduce Checkpoint Overhead for Future Exascale Systems
 – X. Dong/HPLabs
- [IBM] : Data Engine for NoSQL IBM Power Systems Edition White Paper and Technical Reference
- [Loh] : A Processing-in-Memory Taxonomy and a Case for Studying Fixed-function PIM Gabriel H. Loh et al.
- [De] : Minerva: Accelerating Data Analysis in Next-Generation SSDs Arup De et al.
- [Milojicic] : http://fr.slideshare.net/linaroorg/hkg15the-machine-a-new-kind-of-computer-keynote-by-dejan-milojicic
- [Condit] : Better I/O Through Byte-Addressable, Persistent Memory J.Condit et al.
- [Ren] : ThyNVM: Enabling Software-Transparent Crash Consistency in Persistent Memory Systems Jinglei Ren
- [Wu]: Hybrid Cache Architecture with Disparate Memory Technologies Xiaoxia Wu
- [Bailey]: Operating System Implications of Fast, Cheap, Non-Volatile Memory K. Bailey et al.
- A Comprehensive Crossbar Array Model With Solutions for Line Resistance and Nonlinear Device Characteristics An Chen IEEE Transactions on Electron Devices, VOL. 60, NO. 4, April 2013
- Understanding the Impact of Diode Parameters on Sneak Current in 1Diode 1ReRAM Crossbar Architectures
 Yibo Li et al.
- [Zhang]: Analysis of Vertical Cross-Point Resistive Memory (VRRAM) for 3D RRAM Design Leqi Zhang et al.
- Non Volatile Memory Evolution and Revolution Paolo Cappelletti IEDM2015
- Vertical CBRAM (V-CBRAM): from experimental data to design perspectives G. Piccolboni et al. IMW2016
- [Daolin_Cai]:https://www.researchgate.net/profile/Daolin_Cai/publication/272366718/figure/download/fig4/AS:2 67505344184346@1440789652609/Figure-1-Schematic-of-the-1T1R-structure-memory-cell-b-Schematiccross-section-of-the.png
- [Mielke]: Bit Error Rate in NAND Flash Memories Neal Mielke et al.

Thank you for your attention

michel.harrand@cea.fr



Centre de Grenoble 17 rue des Martyrs 38054 Grenoble Cedex



Centre de Saclay Nano-Innov PC 172 91191 Gif sur Yvette Cedex

